

ABSTRACT OF THE DISCLOSURE

A multimode clock recovery circuit for providing constant bit rate services in a cell relay network has an embedded digital phase locked loop including an input circuit capable of generating a phase signal from at least two types of input signal. The phase signal
5 controlling the output of the phase locked loop generates clock signals for the constant bit rate services.